sponsored byACMIEEE The International Conference for High Performance 
Computing, Networking, Storage and Analysis
FacebookTwitterGoogle PlusLinkedInYouTubeFlickr

SCHEDULE: NOV 15-20, 2015

When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.

Analyzing and Mitigating the Impact of Manufacturing Variability in Power-Constrained Supercomputing

SESSION: Power-Constrained Computing

EVENT TYPE: Papers

EVENT TAG(S): Power, Performance

TIME: 3:30PM - 4:00PM

SESSION CHAIR(S): Karen L. Karavanic

AUTHOR(S):Yuichi Inadomi, Tapasya Patki, Koji Inoue, Mutsumi Aoyagi, Barry Rountree, Martin Schulz, David Lowenthal, Yasutaka Wada, Keiichiro Fukazawa, Masatsugu Ueda, Masaaki Kondo, Ikuo Miyoshi

ROOM:19AB

ABSTRACT:

A key challenge in next-generation supercomputing is to effectively schedule limited power resources. Modern processors suffer from increasingly large power variations owing to the chip manufacturing process. These variations lead to power inhomogeneity in current systems and manifest into performance inhomogeneity in power constrained environments, drastically limiting supercomputing performance. We present a first-of-its-kind manufacturing variability study on four production HPC systems spanning four microarchitectures, analyze its impact on HPC applications, and propose a novel variation-aware power budgeting scheme to maximize effective application performance.
Our low-cost and scalable budgeting algorithm strives to achieve performance homogeneity under a power constraint by deriving application-specific, module-level power allocations. Experimental results using a 1,920 socket system show up to 5.4X speedup, with an average speedup of 1.8X across all benchmarks, compared to a variation-unaware power allocation scheme.

Chair/Author Details:

Karen L. Karavanic (Chair) - Portland State University|

Yuichi Inadomi - Kyushu University

Tapasya Patki - University of Arizona

Koji Inoue - Kyushu University

Mutsumi Aoyagi - Kyushu University

Barry Rountree - Lawrence Livermore National Laboratory

Martin Schulz - Lawrence Livermore National Laboratory

David Lowenthal - University of Arizona

Yasutaka Wada - Meisei University

Keiichiro Fukazawa - Kyoto University

Masatsugu Ueda - Kyushu University

Masaaki Kondo - University of Tokyo

Ikuo Miyoshi - Fujitsu

Add to iCal  Click here to download .ics calendar file

Add to Outlook  Click here to download .vcs calendar file

Add to Google Calendarss  Click here to add event to your Google Calendar


Paper provided by the ACM Digital Library

Paper also available from IEEE Computer Society