sponsored byACMIEEE The International Conference for High Performance 
Computing, Networking, Storage and Analysis
FacebookTwitterGoogle PlusLinkedInYouTubeFlickr

SCHEDULE: NOV 15-20, 2015

When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.

A Real-Time Tsunami Inundation Forecast System for Tsunami Disaster Prevention and Mitigation

SESSION: Regular & ACM Student Research Competition Poster Reception

EVENT TYPE: Posters, Receptions, ACM Student Research Competition

EVENT TAG(S): HPC Beginner Friendly, Regular Poster

TIME: 5:15PM - 7:00PM

SESSION CHAIR(S): Michela Becchi, Manish Parashar, Dorian C. Arnold

AUTHOR(S):Akihiro Musa, Hiroshi Matsuoka, Osamu Watanabe, Yoichi Murashima, Shunichi Koshimura, Ryota Hino, Yusaku Ohta, Hiroaki Kobayashi

ROOM:Level 4 - Lobby

ABSTRACT:

The tsunami disasters of Indonesia, Chile and Japan have occurred in the last decade, and inflicted casualties and damaged social infrastructures. Therefore, tsunami forecasting systems are urgently required worldwide for disaster prevention and mitigation. For this purpose, we have developed a real-time tsunami inundation forecast system that can complete a tsunami inundation simulation at the level of 10-meter grids within 20 minutes. A HPC system is essential to complete such a huge simulation. As the tsunami inundation simulation program is memory-intensive, we incorporate the high memory-bandwidth NEC vector supercomputer SX-ACE into the system. In this poster, we describe an overview of the system and the characteristics of SX-ACE, the performance evaluation of tsunami simulation on SX-ACE, and an emergency job management mechanism for real-time simulation on SX-ACE. The performance evaluation indicates that the performance of SX-ACE with 512 cores is equivalent to that of K computer with 9469 cores.

Chair/Author Details:

Michela Becchi, Manish Parashar, Dorian C. Arnold (Chair) - University of Missouri|Rutgers University|University of New Mexico|

Akihiro Musa - NEC Corporation

Hiroshi Matsuoka - NEC Corporation

Osamu Watanabe - NEC Corporation

Yoichi Murashima - Kokusai Kogyo Co., Ltd.

Shunichi Koshimura - Tohoku University

Ryota Hino - Tohoku University

Yusaku Ohta - Tohoku University

Hiroaki Kobayashi - Tohoku University

Add to iCal  Click here to download .ics calendar file

Add to Outlook  Click here to download .vcs calendar file

Add to Google Calendarss  Click here to add event to your Google Calendar