- Home
- Register
- Attend
- Conference Program
- SC15 Schedule
- Technical Program
- Awards
- Students@SC
- Research with SCinet
- HPC Impact Showcase
- HPC Matters Plenary
- Keynote Address
- Support SC
- SC15 Archive
- Exhibits
- Media
- SCinet
- HPC Matters
SCHEDULE: NOV 15-20, 2015
When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.
Network-Attached Accelerators: Host-Independent Accelerators for Future HPC Systems
SESSION: Regular & ACM Student Research Competition Poster Reception
EVENT TYPE: Posters, Receptions, ACM Student Research Competition
EVENT TAG(S): HPC Beginner Friendly, Regular Poster
TIME: 5:15PM - 7:00PM
SESSION CHAIR(S): Michela Becchi, Manish Parashar, Dorian C. Arnold
AUTHOR(S):Sarah Marie Neuwirth, Dirk Frey, Ulrich Bruening
ROOM:Level 4 - Lobby
ABSTRACT:
The emergence of accelerator technology in current supercomputing systems is changing the landscape of supercomputing architectures. Accelerators like GPGPUs and coprocessors are optimized for parallel computation while being more energy efficient. Today's accelerators come with some limitations. They require a local host CPU to configure and operate them. This limits the number of accelerators per host. Another problem is the unbalanced communication between distributed accelerators.
Network-attached accelerators are an architectural approach for scaling the number of accelerators and host CPUs independently. The design enables remote initialization, control of the accelerator devices, and host-independent accelerator-to-accelerator direct communication. Workloads can be dynamically assigned to CPUs and accelerators at run-time in an N to M ratio. An operative prototype implementation, based on the Intel Xeon Phi coprocessor and the EXTOLL NIC, is used to evaluate the latency, bandwidth, performance of the MPI communication, and communication time of the LAMMPS molecular dynamics simulator.
Chair/Author Details:
Michela Becchi, Manish Parashar, Dorian C. Arnold (Chair) - University of Missouri|Rutgers University|University of New Mexico|
Sarah Marie Neuwirth - University of Heidelberg
Dirk Frey - University of Heidelberg
Ulrich Bruening - University of Heidelberg
Click here to download .ics calendar file
